PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-059054

(43) Date of publication of application: 03.03.1995

(51)Int.CI.

H04N 7/01

(21)Application number : **05-222783**

(71)Applicant : NEC CORP

(22)Date of filing:

16.08.1993

(72)Inventor: MIZUKAMI MINEO


KAWABATA ETSUO

(54) VIDEO SIGNAL CONVERTER

(57)Abstract:

PURPOSE: To prevent a white/read operation from outrunning wind being outrun by setting a field or a frame frequency of a video signal of a 2nd video signal system so as to have a predetermined synchronization relation with that of a 1st video signal system.

CONSTITUTION: A write clock Wck phase-locked to a horizontal synchronizing signal Hin and having a frequency of a multiple of (m) is outputted from a VCO 26 of a PLL circuit and an input video signal is converted at an A/D converter 21 based on the clock Wck. A frame memory controller 35 controls write of a digitized input video signal to a frame memory 31 based on a clock Hw outputted from a frequency divider 27 of the PLL circuit and a frame pulse Fw outputted from a frame pulse



generator 28. A write address counter of the controller 35 is reset for each frame by the pulse Fw. RGB video data written in the memory 31 are sequentially read by other TV under the control of the controller 35.

LEGAL STATUS

[Date of request for examination]

18.03.1994

[Date of sending the examiner's decision of

Searching PAJ

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

2113907

[Date of registration]

06.12.1996

[Number of appeal against examiner's

decision of rejection]

[Date of requesting appeal against examiner's

decision of rejection]

[Date of extinction of right]

27.03.2001

Copyright (C); 1998,2003 Japan Patent Office